Coupling Between Microstrip Lines With Finite Width Ground Plane Embedded in Thin-Film Circuits

George E. Ponchak, Senior Member, IEEE, Edan Dalton, Manos M. Tentzeris, Senior Member, IEEE, and John Papapolymerou, Senior Member, IEEE

Abstract—Three-dimensional (3-D) interconnects built upon multiple layers of polyimide are required for constructing 3-D circuits on CMOS (low resistivity) Si wafers, GaAs, and ceramic substrates. Thin-film microstrip lines (TFMS) with finite-width ground planes embedded in the polyimide are often used. However, the closely spaced TFMS lines are susceptible to high levels of coupling, which degrades the circuit performance. In this paper, finite-difference time domain (FDTD) analysis and experimental measurements are used to demonstrate that the ground planes must be connected by via holes to reduce coupling in both the forward and backward directions. Furthermore, it is shown that coupled microstrip lines establish a slotline type mode between the two ground planes and a dielectric waveguide type mode, and that the connected via holes recommended here eliminate these two modes.

Index Terms—Coupling, crosstalk, finite-difference time domain (FDTD), microstrip.

I. INTRODUCTION

EMAND is growing for packaged microwave monolithic integrated circuits (MMICs) with greater functionality, lower cost, and smaller size. Furthermore, the digital processing and control functions of the system are now often incorporated into the same package as the analog circuits and MMICs. However, consumer, military, and aerospace components must fit into smaller areas. Thus, two-dimensional packages are no longer suitable for many of these applications. Instead, three-dimensional (3-D) packages and integration technologies are required.

A widely used, low-cost technology that is currently used for packaging individual circuits and integrated systems is low-temperature cofired ceramic (LTCC). By laminating multiple layers of thick (0.1–0.15 mm) ceramic sheets with thick-film metal lines on each layer and metal filled via holes to interconnect the various layers, complex 3-D circuits are possible [1]–[3]. An alternative multilayer packaging technology is commonly called multichip module-deposited (MCM-D) [4]–[6] or high-density interconnect (HDI) [7] that consists of multiple layers of thin-film polyimide deposited onto a ceramic carrier. Portions

Manuscript received June 20, 2003; revised March 10, 2004. This work was supported in part by the Georgia Tech NSF Packaging Research Center, by The Yamacraw Design Center of the State of Georgia, by the National Science Foundation CAREER Grant 9984761, NSF SGER Grant 0196376, and by NASA Award NAG3-2329.

G. E. Ponchak is with NASA Glenn Research Center, Cleveland, OH 44135

E. Dalton, M. M. Tentzeris, and J. Papapolymerou are with School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332-0250 USA.

Digital Object Identifier 10.1109/TADVP.2005.846933

of a thin-film metal circuit are fabricated on each layer of polyimide and interconnected by etched via holes. MMICs and integrated circuits (ICs) may be attached to the upper polyimide layer after the final layer is deposited, or they may be placed in wells etched into the ceramic carrier. Instead of thin deposited polyimide layers on ceramic and flip-chip or wire bonded circuits, higher levels of integration and circuit variability are possible by depositing polyimide directly onto GaAs [8], [9] and Si [10], [11] substrates with all of the circuitry monolithically fabricated on the same wafer. In this way, passive circuit components, which occupy most of the area of ICs and MMICs, and antennas may be placed over the active circuits that are fabricated on the semiconductor. Thin-film polyimides on Si could possibly alleviate the problem that microwave passive elements and transmission lines placed directly on standard CMOS and BiCMOS grade Si, which have resistivities of 1 and 20 Ω – cm, respectively, have low quality factors (high attenuation), which necessitates novel transmission line structures [12] that are typically embedded in the polyimide.

Achieving sufficient isolation between transmission lines embedded in multilayer substrates is critical for proper circuit/system performance. However, when transmission lines are close together, direct coupling between them is high, and in multilayer circuits where transmission lines may be under each other, the coupling is even higher [13]. In addition to direct coupling, transmission lines on isotropic and anisotropic substrates may excite surface waves on the substrate that will leak power away from the excited line and couple it to other lines on the substrate. It has also been shown that these leaky, surface wave modes may have an electromagnetic field distribution that resembles the field distribution of a microstrip line near the line [14]. Thus, it is easily excited in circuits.

A commonly used transmission line in these multilayer circuits and packages is microstrip or, as it is called when implemented on thin films, thin film microstrip (TFMS). When used on Si CMOS and BiCMOS circuits, it provides a low-loss transmission line since the ground plane shields the electromagnetic fields from the lossy Si [12]. The coupling between microstrip lines with infinite ground planes built on LTCC [15] and embedded in polyimide [16], [17] with shielding structures built into the substrate has been thoroughly characterized. However, in many of these 3-D circuits and packages, a finite-width ground plane is used to enable higher levels of integration, and on LTCC packages where a high percentage of the ceramic must be open to ensure ceramic bonding and control shrinkage, finite-width ground planes are required. TFMS with finite-width ground planes have a higher loss than conventional




Fig. 1. Cross-sectional cuts through microstrip lines with finite width ground planes embedded in polyimide layers. (a) Microstrip lines with same substrate thickness. (b) Microstrip lines with different substrate thickness.

microstrip lines, but, if the ground plane is greater than 3 to 5 times the strip width, acceptable attenuation is achieved [18]. Also, by reducing the ground plane width, ground planes may be placed on different layers to give another design option. For example, antenna radiation characteristics are modified by changing the ground plane dimensions of microstrip patch antennas [19]–[21].

Coupling between finite-width ground plane microstrip lines embedded in polyimide has been experimentally investigated [22]. However, [22] raised questions about parasitic modes that could not be answered experimentally. In this paper, an analysis of the coupling between TFMS lines with finite-width ground planes embedded in polyimide built upon CMOS grade Si is presented. This analysis includes a comparison of the coupling between transmission lines built on different layers of polyimide, and the use of metal filled via posts to connect ground planes on different layers. An emphasis is placed on a finite-difference time domain (FDTD) analysis of the lines to understand the parasitic modes and their role in the coupling characteristics. Also, the goal of this paper is to understand and propose methods to reduce unwanted coupling between two transmission lines that are parallel to each other for a short length and separate again, not to develop an understanding of couplers.

II. CIRCUIT DESCRIPTION

Fig. 1 shows a cross-sectional cut through two variations of microstrip lines embedded in polyimide upon a Si substrate. TFMS lines are characterized with ground plane widths of 3 and 5 times the strip width. W1, W2, and W3 are 23 μ m, 52 μ m, and 25 μ m, respectively, to yield 50- Ω transmission lines for the polyimide thickness h of 10 μ m. Since the purpose here is to understand unwanted coupling between two microstrip lines that are parallel to each other and then separate again to interconnect circuit components, the ports are terminated in 50 Ω . As was proposed in [22] and will be expanded upon here, there




Fig. 2. Schematic of the four-port microstrip line structure used to characterize coupling experimentally. The same port designations used in the FDTD analysis.

is an advantage to connecting the two ground planes. Thus, in several coupled microstrip lines and in the FDTD analysis, the two ground planes on different layers are connected by a single row of 20 by 20 μ m via holes spaced 100 μ m apart, which is a via spacing less than one hundredth of a wavelength at 25 GHz. To accomplish this when the ground planes did not overlap, the ground planes were extended in one direction so that they overlapped by 20 μ m. The parameter C is the distance between the centerlines of the two TFMS lines.

For the experimental characterization, a four-port circuit is used for measuring the coupling between the microstrip lines with probe pads oriented so that each port may be probed simultaneously with the port numbering as shown in Fig. 2. The 90° bends are not required for the FDTD analysis. The coupling region, or the section of parallel transmission lines labeled L in Fig. 2, is 5000- μ m-long for the experimental characterization, but the coupling length was varied from 3000 to 5000 μ m for the FDTD analysis. While these are physically short lines, they have an electrical length between 180° and 270° at 25 GHz, which is required for rat-race, hybrid, and Wilkinson dividers. Longer lines, which would have higher coupling, would be required for antenna feed networks.

III. THEORETICAL ANALYSIS

The full-wave FDTD technique [23] is used for the theoretical characterization of the forward and backward coupling, S_{31} and S_{41} , respectively, between the two parallel microstrip lines, which are assumed to be lossless for the numerical analysis. The E- and H-field components are implemented in a leapfrog configuration. An adaptive grid with neighboring cell aspect ratio smaller or equal to two maintains a second-order global accuracy.

Numerical 3-D meshes of 80–120 by 45 by 250 cells terminated with ten perfectly matched layer (PML) cells in each direction provide accurate results for a time-step of $\Delta t = 0.99 \Delta t_{\rm max}$. A Gaussian pulse with $f_{\rm max} = 60$ GHz is applied vertically as a soft source close to the front end of the microstrip, and its values get superimposed on the FDTD calculated field value for all cells in the excitation region for each time-step. More details about the FDTD simulation are given in Section VII. The via holes are modeled as rectangular metal tubes with cross section 23 \times 20 μ m. To account for the excitation of different modes in the microstrip lines, two simulations are performed for each geometry, exciting both lines with equal amplitude and even or odd space distributions,

respectively. In addition, both microstrip lines are terminated with matched loads ($Z_{\rm o}=50~\Omega$) that are realized as the combination of shunt resistors placed between the microstrip and the bottom ground [24]. Probes placed at the front end and at the far end of one line are used for the combination of the results of the even and of the odd simulations. The application of the FFT algorithm derives the frequency-domain results from the time-domain data (usually 20000 time-steps).

As will be shown in a later section, multiple modes propagate along the coupled line. Therefore, to assure that the microstrip mode characteristics are being measured, two probes, equally spaced to the left and right of the center of the microstrip line are used and the average of those two probe voltages yields the microstrip mode voltage.

IV. CIRCUIT FABRICATION AND CHARACTERIZATION

The four-port microstrip circuits are fabricated on a $1-\Omega$ – cm Si wafer. The lowest level ground plane consisting of a 300-Å Ti adhesion layer, 1.5 μ m of Au, and a 200-Å Cr cap layer is first evaporated onto the Si wafer. Then, Dupont adhesion promoter and 10 μ m of Dupont PI-2611 polyimide, which has a relative dielectric constant ε_r of 3.12 measured at 1 MHz [25] and a loss tangent of 0.002 measured at 1 kHz [26], is spun onto the wafer. After curing the polyimide at 340 °C for 120 min, an Ni mask is evaporated and patterned on the polyimide for the O_2/CF_4 reactive ion etching (RIE) of the via holes. After the via holes are etched and the Ni removed, 200 Å of Ti and 2000 Å of Au are sputtered onto the wafer to serve as a seed layer for the 1.3 μ m of Au electroplating that is used to define the embedded microstrip lines and fill the via holes in a single step. This Au is capped with 200 Å of Cr before applying the next layer of polyimide. Thus, all metal structures are 1.5- μ m thick. This process is repeated for each layer of polyimide. A Dektak surface profile and an SEM analysis of the polyimide and metal strips show that the surface roughness is low enough that it can be neglected in the analysis.

Measurements are made on an HP8510C vector network analyzer from 1 to 50 GHz. A two-port thru/reflect/line (TRL) calibration is implemented with Multical [27], a TRL software program, using four delay lines of 1800, 2400, 4800, and 10 000 μm and a short circuit fabricated on the same substrate as the circuits. Each of these delay lines is straight, meaning that the two 90° bends shown in Fig. 2 are not de-embedded from the measurements. To improve accuracy, each circuit is measured several times and the average of those measurements is presented in this paper. Two of the four ports are terminated in 50- Ω loads built into especially designed RF probes during testing of the coupling circuits.

V. MICROSTRIP CHARACTERISTICS

The measured effective permittivity $\varepsilon_{\rm eff}$ and attenuation of the microstrip lines embedded in polyimide are shown in Fig. 3. It is seen that for f < 40 GHz, lines of width W1 and W3, which have nearly identical width, have similar attenuation, and the microstrip line with width W2, which uses the entire polyimide thickness for its substrate, has lower loss. However, above 40 GHz, the loss of the wider line on the thicker substrate




Fig. 3. Measured attenuation and effective permittivity of microstrip lines embedded in polyimide.




Fig. 4. Measured and FDTD analysis S-parameters for coupled microstrip lines with the same substrate thickness [Fig. 1(a)] and $L=5000~\mu\mathrm{m}$ as a function of frequency.

is higher. FDTD simulations show that the magnitude of the electric fields excited into the silicon wafer from the edges of the ground planes increases with frequency. Furthermore, microstrip lines with thicker substrates, such as W2 [right line of Fig. 1(b)], have a larger penetration of electric fields in the silicon than lines on thinner substrates. Therefore, since the silicon is a lossy substrate, this is probably the reason for higher loss for line W2 at higher frequency. The effective permittivity of the completely embedded line, W1, is equal to the relative permittivity of the polyimide at high frequency.

VI. MICROSTRIP COUPLING

The measured and FDTD analysis results for the embedded microstrip lines are compared across the frequency band of 1 to 50 GHz for a typical case in Fig. 4. There is very good agreement with a maximum difference of 3 dB. Thus, conclusions from either technique may be assumed to be correct. Throughout the paper, the forward coupling is defined as $-20 \log |S_{31}|$ and the backward coupling is $-20 \log |S_{41}|$. Measured forward and backward coupling of TFMS lines is summarized in Fig. 5(a) and (b) respectively. It is seen that both forward and backward coupling decreases nearly linearly as C increases, decreases by 3–5 dB as the ground plane increases from 3 to 5 W, and is 3–5 dB lower for the coupled TFMS of Fig. 1(a) compared to Fig. 1(b). Thus, to improve isolation, a wider ground plane and




Fig. 5. Measured (a) forward and (b) backward coupling of coupled microstrip lines of Fig. 1(a) and (b) at 25 GHz and $L=5000~\mu m$.

thinner microstrip substrates are desirable. Note that these results are for widely spaced transmission lines (C/h>5).

Returning to Fig. 4, it is noted that $|S_{31}|$ increases monotonically with frequency, but it does not increase as smoothly as the coupling between two typical TEM transmission lines [28] and coupled infinite-ground microstrip lines [17]. Backward coupling |S₄₁| of two TEM transmission lines was expected to have a series of maxima of the same magnitude and a periodicity dependent on the coupling length L[29]. However, as seen in Fig. 4, $|S_{41}|$ has a periodic frequency dependence and a component that increases monotonically with frequency. Both of these characteristics is an indication that there are two components of coupling, direct coupling and indirect coupling through phantom circuits or, as they are now commonly called, parasitic modes [28]. This is not surprising because the coupled finite-width ground plane microstrip lines shown in Fig. 1 have four metal lines, which would support three independent TEM modes if the media were homogeneous. In addition, because the 3-D circuits consist of layers of low-permittivity material over the higher permittivity Si, slab waveguide/dielectric waveguide modes are possible. Thus, indirect coupling through phantom circuits is expected. A further cause of the ripples in $|S_{31}|$ and |S₄₁| is that each mode has its own characteristic impedance, which differs from the $50-\Omega$ termination impedance. Therefore, standing waves will be established between the input and output of the coupled line section. Also, the coupled line section supports an even and an odd mode, which will not have a 50- Ω




Fig. 6. FDTD analysis determined S-parameters for $C=115~\mu\text{m},~L=3000~\mu\text{m}$, and (a) structure of Fig. 1(a), and (b) structure of Fig. 1(b).

characteristic impedance. It has been reported that terminating the even and odd modes will eliminate the ripples in $|S_{31}|$ and $|S_{41}|$ [30], [31], but with dielectric waveguide type modes and a third metal strip supported mode, it is not practical to terminate all of the modes. Thus, the standing waves of each mode will cause ripples in the coupling characteristics.

To reduce the number of modes, the two ground planes may be connected with via holes. It may be surmised that a coupled strip or slotline type mode propagates along the two coupled ground planes, and this mode is shorted by the metal interconnects. In [22], it was experimentally shown that connecting the two ground planes reduces coupling by 5 dB for a 5000- μ m-long coupled line section. This conclusion is opposite to the case of coupled coplanar waveguides, where it has been shown that coupling is reduced if the ground planes between the two lines are separated by a gap as small as a few micrometers [32]. FDTD analysis of 3000- μ m-long coupled lines, which is shown in Fig. 6, shows that the via posts reduces the effects of the parasitic modes. Note that $|S_{41}|$ is now periodic with frequency and $|S_{31}|$ increases smoothly with frequency for both cases [Fig. 1(a) and Fig. 1(b)].

VII. ELECTROMAGNETIC FIELDS OF COUPLED LINES

While the measured and the simulated coupling characteristics, $|S_{31}|$ and $|S_{41}|$, support conclusions that connecting the ground planes of microstrip lines greatly decreases coupling and eliminates or reduces the magnitude of parasitic modes, this conclusion needs further investigation. FDTD analysis is capable of mapping the electric and magnetic fields of coupled




Fig. 7. FDTD derived (a) electric and (b) magnetic field plots for coupled microstrip lines shown in Fig. 1(a) without via posts at 20 GHz and $C=92\,\mu\mathrm{m}$. (Left-hand microstrip line width is W3 = 23 $\mu\mathrm{m}$ and G3 = 75 $\mu\mathrm{m}$; right-hand microstrip line width is W1 = 23 $\mu\mathrm{m}$ and G1 = 69 $\mu\mathrm{m}$. There is a 20- $\mu\mathrm{m}$ gap between the two ground planes).

microstrip lines and separating them into the various modes by using cross-sectional probes for specific frequencies and identifying the differentiating features of the different modes. Figs. 7-10 show the electric and magnetic fields for two cases of coupled lines shown in Fig. 1 both with and without via posts. The electric fields for the lines without via posts shown in Figs. 7(a) and 9(a) show high fields between the ground plane and silicon substrate of the coupled line. Similarly, Figs. 7(b) and 9(b) show there are high magnetic fields between the ground planes of two microstrip lines. Lastly, the electric fields under the coupled line and between the ground planes are stronger for the coupled lines shown in Fig. 1(b). With the via posts, the fields between the two ground planes are completely eliminated, and the electric field under the ground plane of the coupled line is reduced. The effect is more prominent for larger spacing C between the lines ($C = 115 \mu \text{m} \text{ versus } C = 92 \mu \text{m}$) that allows for the easier excitation of the slotline mode between the grounds. These qualitative observations indicate two parasitic modes: the first is a dielectric waveguide type mode

Fig. 8. FDTD derived (a) electric and (b) magnetic field plots for coupled microstrip lines shown in Fig. 1(a) with via posts at 20 GHz and $C=92~\mu\mathrm{m}$. (The microstrip line dimensions are the same as in Fig. 7).

and the second is a slotline type mode between the two ground planes. The via posts reduce or eliminate both of these modes.

The field plots and the conclusions derived from them indicate the elimination of two parasitic modes. To confirm the existence of these modes and the effect of the via posts, the effective permittivity and magnitude of the electric field at 25 GHz at locations shown in Fig. 11 are calculated and shown in Table I. Four 2.5D-FDTD simulations were run for each geometry in order to calculate the cross-sectional field distribution of the four dominant modes: the exciting (wanted) microstrip mode, the coupled (unwanted) microstrip mode, the slotline mode between the left ground and the right signal line, and the dielectric waveguide mode under the left ground plane. To derive these mode patterns, the grid excitation was modified. The first two mode patterns were computed using a vertical E-field excitation between the respective signal and ground planes, the third one using a horizontal E-field excitation between the two metals and the last one using a vertical E-field excitation between the left ground plane and the dielectric interface. Choosing a β value around 100-500 and assuming all four modes are quasi-TEM (something that is verified by simulations for five different β




Fig. 9. FDTD derived (a) electric and (b) magnetic field plots for coupled microstrip lines shown in Fig. 1(b) without via posts at 20 GHz and $C=115~\mu\text{m}$. (Left-hand microstrip line width is W3 = 23 μm and G3 = 75 μm ; right-hand microstrip line width is W2 = 52 μm and G2 = 156 μm . There is no gap between the two ground planes).

values), the value of $\varepsilon_{\rm eff}$ can be easily determined by β $2\pi f(\mu_0 \varepsilon_0 \varepsilon_{\text{eff}})^{0.5}$, where f is the frequency derived by the maximum value of the probed field after FFT transform. The final step of mode separation involves two 3-D simulations, one for even and the other for odd excitation of both microstrip modes, something necessary considering the different phase velocities of these two spatial excitations. The four probes (1–4 in Fig. 11) are chosen appropriately close to the maximum field values of the above four modes. Integrating the cross-sectional total field values with the normalized mode distributions, derived from 2.5D-FDTD, leads to the amplitudes of the decomposed modes. The first conclusion of the simulations is that, qualitatively, the $\varepsilon_{\rm eff}$ of microstrip lines W1 and W3 shown in Table I agree with the measured values shown in Fig. 3. The FDTD analysis did not account for metal loss and, therefore, the effects of internal inductance on ε_{eff} are not included. Thus, a quantitative agreement cannot be obtained. Second, the addition of via posts does not change the $\varepsilon_{\rm eff}$ of the two microstrip modes, which indicates that the microstrip modes are not affected by the via posts. The 3-dB reduction in magnitude of the electric field for probe 2, the

Fig. 10. FDTD derived (a) electric and (b) magnetic field plots for coupled microstrip lines shown in Fig. 1(b) with via posts at 20 GHz and $C=115~\mu m$. (The microstrip dimensions are the same as in Fig. 9).




Fig. 11. Probe locations for determination of coupled microstrip modes. Probes 1 and 2 are the average of two probes spaced equal distant from center of line as shown above right-hand side microstrip. Probe 4 is equal distance between the left and right microstrip lines. Probe 3 is directly under the ground plane of the left line.

microstrip mode of the coupled line, with via post is a measure of the reduction in coupling that was presented in Fig. 6(a). The mode detected by probe 3 has an $\varepsilon_{\rm eff}$ greater than the $\varepsilon_{\rm r}$ of the polyimide, which indicates a mode that propagates in the silicon wafer and the polyimide below the ground plane. The via post reduces the magnitude of this mode by approximately 10 dB. In addition, the higher value of its $\varepsilon_{\rm eff}$ for the via-enabled geometry indicates that in this case, most of this mode is eliminated from the via-shielded lower $\varepsilon_{\rm r}$ polyimide and is concentrated in the silicon substrate. Because the $\varepsilon_{\rm eff}$ measured by probe 4 is nearly equal to the $\varepsilon_{\rm r}$ of the polyimide, it is surmised that this is

Probe and mode	Effective permittivity		Magnitude (dB)	
type				
	No via	Via post	No via post	Via post
1, microstrip (W1)	2.89	2.90	0	0
2, microstrip (W3)	2.73	2.70	-27.5	-30.2
3, dielectric	4.54	6.93	-31.2	-42.0
waveguide				
4, slotline	2.92	-	-19.7	-

TABLE I
EFFECTIVE PERMITTIVITY AND MAGNITUDE OF MODES MEASURED AT PROBE POINTS SHOWN IN FIG. 11

a slotline type mode between the two ground planes. This conclusion is supported by the elimination of this mode when the two ground planes are connected by via posts. However, without the via posts, this slotline mode is stronger than the microstrip mode in the coupled microstrip line. Other modes have magnitudes too small to influence the characteristics.

VIII. CONCLUSION

In this paper, theoretical analysis and measured characteristics show that parallel, thin-film microstrip lines with finitewidth ground planes support and excite multiple modes, which degrade the isolation between the lines. By interconnecting the two ground planes with equally spaced via posts, two of these parasitic modes are reduced or eliminated. One of the modes is a dielectric waveguide type mode that the via posts reduce by 10 dB. The other is a slotline type mode that is very strongly excited between the coupled lines without via posts. These results show that if finite-width ground plane microstrip lines are used for 3D-MMICs and thin-film packages, it is advisable to connect the ground planes periodically with metal-filled via posts and to use a wider ground plane width for higher isolation. Although these conclusions are based on experimental and theoretical analysis of thin film polyimide layers on silicon, they may be extended to other 3-D circuits and packaging structures that include multiple materials.

REFERENCES

- [1] J. Lasker, A. Sutono, C.-H. Lee, M. F. Davis, M. Maeng, N. Lal, K. Lim, S. Pinel, M. Tentzeris, and A. Obatoyinbo, "Development of integrated 3-D radio front-end system-on-package (SOP)," in *Proc. Gallium Ar-senide Integrated Circuit (GaAs IC) Symp. Dig.*, 2001, pp. 215–218.
- [2] D. Sturzebecher, J. Lean, R. Cadotte, J. DeMarco, T.-D. Ni, T. Higgins, M. Popick, M. Cummings, B. VanMeerbeke, T. Provencher, B. Kimble, K. Shalkhauser, and R. Simons, "20 GHz LTCC phased array module," in *Proc. IEEE MTT-S Int. Microwave Symp. Dig.*, 1996, pp. 991–994.
- [3] R. L. Brown, P. W. Polinski, and A. S. Shaikh, "Manufacturing of microwave modules using low temperature cofired ceramics," in *Proc. IEEE MTT-S Int. Microwave Symp. Dig.*, 1994, pp. 1727–1730.
- [4] G. Carchon, K. Vaesen, S. Brebels, W. DeRaedt, E. Beyne, and B. Nauwelers, "Multilayer thin-film MCM-D for the integration of high-performance RF and microwave circuits," *IEEE Trans. Comp. Packag. Technol.*, vol. 24, no. 3, pp. 510–519, Sep. 2001.
- [5] M. Nakatsugawa, A. Kanda, H. Okazaki, K. Nishikawa, and M. Muraguchi, "Line-loss and size reduction techniques for millimeter-wave RF front-end boards by using polyimide/alumina-ceramic multilayer configuration," *IEEE Trans. Microw. Theory Tech.*, vol. 45, no. 12, pp. 2308–2315, Dec. 1997.
- [6] K. Kamogawa, T. Tokumitsu, and M. Aikawa, "A novel microstrip antenna using alumina-ceramic/polyimide multilayer dielectric substrate," in *Proc. IEEE MTT-S Int. Microwave Symp. Dig.*, 1996, pp. 71–74.

- [7] P. D. Cooper, P. A. Piacente, and R. J. Street, "Multichip-on-flex plastic encapsulated MHDI-low cost substrateless manufacturing for microwave and millimeterwave modules," in *Proc. IEEE 1996 MTT-S Int. Microwave Symp. Dig.*, 1996, pp. 219–222.
- [8] K. Nishikawa, B. Piernas, K. Kamogawa, T. Nakagawa, and K. Araki, "Compact LNA and VCO 3-D MMICs using commercial GaAs PHEMT technology for V-band single-chip TRX MMIC," in *Proc. IEEE 2002 MTT-S Int. Microwave Symp. Dig.*, 2002, pp. 1717–1720.
- [9] I. Toyoda, T. Tokumitsu, and M. Aikawa, "Highly integrated three-dimensional MMIC single-chip receiver and transmitter," *IEEE Microw. Theory Tech.*, vol. 44, no. 12, pp. 2340–2346, Dec. 1996.
- [10] K. Nishikawa, K. Kamogawa, T. Nakagawa, and M. Tanaka, "Low-voltage C-band SiBJT single-chip receiver MMIC based on Si 3-D MMIC technology," *IEEE Microw. Guided Wave Lett.*, vol. 10, no. 6, pp. 248–250, Jun. 2000.
- [11] I. Toyoda, K. Nishikawa, T. Tokumitsu, K. Kamogawa, C. Yamaguchi, M. Hirano, and M. Aikawa, "Three-dimensional masterslice MMIC on Si substrate," *IEEE Trans. Microw. Theory Tech.*, vol. 45, no. 12, pp. 2524–2530, Dec. 1997.
- [12] G. E. Ponchak, "RF transmission lines on silicon substrates," in *Proc.* 29th Eur. Microwave Conf. Dig., Munich, Germany, Oct. 5–7, 1999, pp. 158–161.
- [13] A. Margomenos, K. J. Herrick, M. I. Herman, S. Valas, and L. P. B. Katehi, "Isolation in three-dimensional integrated circuits," *IEEE Trans. Microw. Theory Tech.*, vol. 51, no. 1, pp. 25–32, Jan. 2003.
- [14] D. Nghiem, J. T. Williams, D. R. Jackson, and A. A. Oliner, "Existance of a leaky dominant mode on a microstrip line with an isotropic substrate: theory and measurements," *IEEE Trans. Microw. Theory Tech.*, vol. 44, no. 10, pp. 1710–1715, Oct. 1996.
- [15] G. E. Ponchak, D. Chun, J.-G. Yook, and L. P. B. Katehi, "The use of metal filled via holes for improving isolation in LTCC RF and wireless multichip packages," *IEEE Trans. Adv. Packag.*, vol. 23, no. 1, pp. 88–99, Feb. 2000.
- [16] G. E. Ponchak, E. M. Tentzeris, and J. Papapolymerou, "Coupling between microstrip lines embedded in polyimide layers for 3D-MMICs on Si," in *Proc. IEEE MTT-S Int. Microwave Symp. Dig.*, Phoenix, AZ, May 20–25, 2001, pp. 1723–1726.
- [17] ——, "Coupling between microstrip lines embedded in polyimide layers for 3D-MMICs on Si," *Proc. IEE Microwaves, Ant., Prop.*, vol. 150, no. 3, pp. 344–350, Oct. 2003, to be published.
- [18] G. E. Ponchak, A. Margomenos, and L. P. B. Katehi, "Low loss, finite width ground plane, thin film microstrip lines on Si wafers," in *Proc. IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems Dig.*, Garmisch, Germany, Apr. 26–28, 2000, pp. 43–47.
- [19] S. Noghanian and L. Shafai, "Control of microstrip antenna radiation characteristics by ground plane size and shape," *Proc. IEE Microwave*, *Ant., and Prop.*, vol. 145, no. 3, pp. 207–212, Jun. 1998.
- [20] A. A. Kishk and L. Shafai, "The effect of various parameters of circular microstrip antennas on their radiation efficiency and the mode excitation," *IEEE Trans. Antennas Propag.*, vol. AP-34, no. 8, pp. 969–976, Aug. 1986.
- [21] A. K. Bhattacharya, "Effects of finite ground plane on the radiation characteristics of a circular patch antenna," *IEEE Trans. Antennas and Propag.*, vol. 38, no. 2, pp. 152–159, Feb. 1990.
- [22] G. É. Ponchak, E. Dalton, E. M. Tentzeris, and J. Papaploymerou, "Coupling between microstrip lines with finite width ground plane embedded in polyimide layers for 3D-MMICs on Si," in *Proc. IEEE MTT-S Int. Microwave Symp. Dig.*, Seattle, WA, Jun. 2–7, 2002, pp. 2221–2224.
- [23] A. Taflove, Computational Electrodynamics. Dedham, MA: Artech House, 1995.
- [24] L. Roselli, E. Tentzeris, and L. P. B. Katehi, "Nonlinear circuit characterization using a multiresolution time domain technique," in *Proc. MTT-S Conf.*, Baltimore, MD, 1998, pp. 1387–1390.

- [25] J. Leu, H.-M. Ho, J. K. Lee, J. Kasthurirangan, C. N. Liao, and P. S. Ho, "The evaluation of low dielectric constant materials for deep submicron interconnect applications," in Proc. 6th Meeting Dupont Symp. Polyimide Microelectronics, May 1-3, 1995.
- [26] Dupont Company Pyralin LX Data Sheet.
- [27] R. B. Marks, "A multiline method of network analyzer calibration," *IEEE Trans. Microw. Theory Tech.*, vol. 39, pp. 1205–1215, Jul. 1991. [28] S. A. Schelkunoff and T. M. Odarenko, "Crosstalk between coaxial
- transmission lines," Bell Syst. Tech. J., vol. 16, pp. 144-164, 1937.
- [29] R. E. Collin, Foundations for Microwave Engineering, 2nd ed. New York: McGraw-Hill, 1992, pp. 427–432.
- H. Amemiya, "Time-domain analysis of multiple parallel transmission lines," RCA Rev., pp. 241–276, Jun. 1967.
- D. Kajfez, Notes on Microwave Circuits-Vol. 2. Oxford, MS: Kajfez Consulting, pp. 99-113.
- [32] G. E. Ponchak, E. M. Tentzeris, and L. P. B. Katehi, "Characterization of the coupling between adjacent finite ground coplanar (FGC) waveguides," Int. J. Microcircuits Electron. Packag., vol. 20, no. 4, pp. 587-592, 4th quarter 1997.



George E. Ponchak (S'82-M'83-SM'97) received the B.E.E. degree from Cleveland State University, Cleveland, OH, in 1983, the M.S.E.E. degree from Case Western Reserve University, Cleveland, OH, in 1987, and the Ph.D. degree in electrical engineering from the University of Michigan, Ann Arbor, in 1997.

He joined the staff of the Communication Technology Division at NASA Glenn Research Center, Cleveland, OH, in 1983, where he is now a Senior Research Engineer. In 1997-1998 and in 2000-2001, he was a Visiting Lecturer at Case Western Reserve

University. He has authored and coauthored 100 papers in refereed journals and symposia proceedings. His research interests include the development and characterization of microwave and millimeter-wave printed transmission lines and passive circuits, multilayer interconnects, uniplanar circuits, microwave microelectromechanical (MEMS) components, and microwave packaging.

Dr. Ponchak is a Senior Member of the IEEE Microwave Theory and Techniques Society (MTT-S), a Member of the International Microelectronics and Packaging Society (IMAPS), a Member of URSI Commission D, and an Associate Member of the European Microwave Association. Dr. Ponchak was Editor of a special issue of IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES on Si MMICs. He founded the IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems and served as its Chair in 1998, 2001, and 2006 and it's Digest Editor in 2000 and 2003. He founded the Cleveland MTT-S/AP-S Chapter and serves as its Chair. He has chaired many MTT-S International Microwave Symposium workshops and special sessions. He is a Member of the IEEE International Microwave Symposium Technical Program Committee on Transmission Line Elements and served as its Chair in 2003–2005, a Member of IEEE MTT-S AdCom Membership Services Committee, and a Member of the IEEE MTT-S Technical Committee 12 on Microwave and Millimeter-Wave Packaging and Manufacturing. He received the Best Paper of the ISHM'97 30th International Symposium on Microelectronics Award.



Edan Dalton received the Bachelor's degree in electrical engineering from Auburn University, Auburn, AL, in 2000. He is currently pursuing a Ph.D. degree in electrical engineering at the Georgia Institute of Technology, Atlanta.

He is a Research Assistant for the ATHENA research group at the Georgia Institute of Technology, and works closely with the NSF Packaging Research Center and the Yamacraw Research Center of the State of Georgia. His main research interest is time-domain electromagnetic simulation techniques,

with an emphasis on finite-difference time-domain (FDTD) and multiresolution time-domain (MRTD) modeling, and hybrid techniques. He also researches multilayer RF packaging and electromagnetic interference modeling.



Manos M. Tentzeris (SM'03) received the Diploma degree in electrical and computer engineering from the National Technical University of Athens, Athens, Greece, and the M.S. and Ph.D. degrees in electrical engineering and computer science from the University of Michigan, Ann Arbor.

He is currently an Associate Professor with School of Electical and Computer Egineering, Georgia Institute of Technology, Atlanta. He has published more than 140 papers in refereed journals and conference proceedings and eight book chapters.

He has helped develop academic programs in highly integrated packaging for RF and wireless applications, microwave MEMs, SOP-integrated antennas and adaptive numerical electromagnetics (FDTD, multiresolution algorithms) and heads the ATHENA research group. He is the Georgia Tech NSF-Packaging Research Center Associate Director for RF Research and the RF Alliance Leader. He is also the leader of the Novel Integration Techniques Subthrust of the Broadband Hardware Access Thrust of the Georgia Electronic Design Center (GEDC) of the State of Georgia.

Dr. Tentzeris was the recipient of the 2003 and 2004 IBC International Educator of the Year Awards, the 2003 IEEE CPMT Outstanding Young Engineer Award, the 2002 International Conference on Microwave and Millimeter-Wave Technology Best Paper Award (Beijing, CHINA), the 2002 Georgia Tech-ECE Outstanding Junior Faculty Award, the 2001 ACES Conference Best Paper Award, the 2000 NSF CAREER Award, and the 1997 Best Paper Award, International Hybrid Microelectronics and Packaging Society. He was also the 1999 Technical Program Co-Chair of the 54th ARFTG Conference, Atlanta, GA, and he is the Vice-Chair of the RF Technical Committee (TC16) of the IEEE CPMT Society. He was a Visiting Professor with the Technical University of Munich, Germany, for the summer of 2002. He is a Member of URSI-Commission D, an Associate Member of EuMA, and a Member of the Technical Chamber of Greece.



John Papapolymerou (S'90-M'99-SM'04) received the B.S.E.E. degree from the National Technical University of Athens, Athens, Greece, in 1993 and the M.S.E.E. and Ph.D. degrees from the University of Michigan, Ann Arbor, in 1994 and 1999, respectively.

From 1999 to 2001, he was a Faculty Member at the Department of Electrical and Computer Engineering, University of Arizona, Tucson, and during the summers of 2000 and 2003, he was a Visiting Professor at The University of Limoges, Limoges,

France. In August 2001, he joined the School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, where he is currently an Assistant Professor. His research interests include the implementation of micromachining techniques and MEMS devices in microwave, millimeter-wave, and terahertz circuits and the development of both passive and active planar circuits on Si and GaAs for high-frequency applications.

Dr. Papapolymerou received the 2004 ARO Young Investigator Award, the 2002 NSF CAREER award, the Best Paper Award at the third IEEE International Conference on Microwave and Millimeter-Wave Technology (ICMMT2002), Beijing, China (August 17-19, 2002), and the 1997 Outstanding Graduate Student Instructional Assistant Award presented by the American Society for Engineering Education (ASEE), The University of Michigan Chapter. He has authored or coauthored over 80 publications in peer-reviewed journals and con-